OF PACKAGE I / O LEAD ELECTRICAL PARASITICS FOR DIFFERENT PACKAGES Electrical Parameters Wire - bonding Package Type

نویسنده

  • Payam Heydari
چکیده

This paper is concerned with the analysis and optimization of the ground bounce in digital CMOS circuits. First, an analytical method for calculating the ground bounce is presented. The proposed method relies on accurate models of the short-channel MOS device and the chip-package interface parasitics. Next the effect of ground bounce on the propagation delay and the optimum tapering factor of a multi-stage buffer is discussed and a mathematical relationship for total propagation delay in the presence of the ground bounce is obtained. Effect of an on-chip decoupling capacitor on the ground bounce waveform and circuit speed is analyzed next and a closed form expression for the peak value of the differential mode component of the ground bounce in terms of the on-chip decoupling capacitor is provided. Finally a design methodology for controlling the switching times of the output drivers to minimize the ground bounce is presented.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Plastic Packages’ Electrical Performance: Reduced Bond Wire Diameter

The current trend in semiconductor towards sub-micron technology has increased the density of logic circuits in smaller die sizes [1]. The number of I/Os is increased. Consequently, the pad pitches have reduced. This reduction required thinner bond wires for proper bonding. This paper presents the effect of different bond wire diameters and the impact of pitch reduction on the electrical perfor...

متن کامل

Conventional Tin-Lead and RoHS-Compliant Lead-Free Components

1 While lead-frame and wire-bond packages can be provided as eutectic or lead-free, currently Altera flip-chip packages are RoHS compliant. We use Exemption #15 for the first Level Connections between the flip-chip die to the substrate (RoHS Exemption #15: Lead in solders to complete a viable electrical connection between the semiconductor die and the carrier within the integrated circuit flip-...

متن کامل

Ultra Low Loop Wire Bonding of 20 μm Palladium Coated Copper Wire for Very Thin Packages

In 1998, Carsem introduced the MLP (Micro Leadless Package). Today, the MLP has become the semiconductor industry’s package of choice for many devices with low-tomedium I/O count. Coincidentally, the MLP came out at the same time that smartphones were just starting to take off. Following the tremendous increase in market demand for smartphones, tablets and other handheld devices, the MLP soon o...

متن کامل

Modeling and Evaluating Leadframe CSPs for RFICs in Wireless Applications

The electrical models of lead-frame plastic CSPs (Chip Scale Packages) for RFICs have been established based on the S-parameter measurement. To evaluate their RF performance, an on-chip 50 ohm microstrip line was housed in a 32-pin BCC (Bump Chip Carrier) package. The insertion and return losses were calculated against frequency and compared to measurement. Excellent agreement has been observed...

متن کامل

Transition from Plastic Ball Grid Array to High Performance Wire Bondable Tape Ball Grid Array

Mention Tape Ball Grid Array (TBGA) and the first thing comes to mind is the high cost. In fact, most end users rightfully associate TBGA with the less commonly practiced assembly processes such as Tape Automated Bonding (TAB) and expensive gold bump process. This impression of TBGA repels end users and limits TBGA to mostly high end applications and a very narrow spectrum of lead counts. Times...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003